Abstract-The recent development of the CMOS active pixel sensor (APS) has, for the first time, pennitted large scale in tegration of supporting circuitry and smart camera functions on the same chip as a high-performance image sensor. This paper reports on the demonstration of a new 128 x 128 CMOS APS with programmable multiresolution readout capability. By placing signal processing circuitry on the imaging focal plane, the image sensor can output data at varying resolutions which can decrease the computational load of downstream image processing. For instance, software intensive image pyramid reconstruction can be eliminated. The circuit uses a passive switched capacitor network to average arbitrarily large neighborhoods of pixels which can then be read out at any user-defined resolution by configuring a set of digital shift registers. The full resolution frame rate is 30 Hz with higher rates for all other image resolutions. The sensor achieved 80 dB of dynamic range while dissipating only 5 mW of power. Circuit error was less than -34 dB and introduced no objectionable fixed pattern noise or other artifacts into the image.
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INTRODUCTION
F OR a variety of image processing tasks, such as biological .
vision modeling, stereo range finding, pattern recognition, target tracking, and transmission of compressed images, it is desirable to have image data available at varying resolutions to increase processing soeed and efficiency. The user can then obtain a frame of data Jt the lowest resolution necessary for the task at hand and eliminate unnecessary processing steps. The multiresolution image data is usually generated through an image pyramid approach (implemented in software), and has been used extensively in recent years [1]- [4] . Typically, each image level is a low-pass filtered and down-sampled version of the prior level, although block averaging and down sampling can also be used to generate the pyramid [5] . In software, construction of the multiresolution pyramid is often the most computationally intensive and time consuming portion of the image processing task. For applications where power consumption is of concern, the power consumed by the processor while performing this task can be critical. These Manuscript received September 30. 1996 problems become especially severe for image processing tasks performed on large format imagers (e.g., 1024 x 1024) that are read out at video rates (30 frames/s). CMOS active pixel sensor (APS) technology allows the integration of support electronics and smart camera functions onto the same chip as a high-performance image sensor [6] . The integration of support electronics such as timing and control, correlated double sampling, and analog to dig ital conversion leads to fewer components, thus increasing system robustness while reducing system mass and cost. The implementation of programmable multiresolution readout allows unprecedented camera functionality which eases the performance requirements of downstream image processing. The CMOS APS technology also enjoys other advantages over its charge-coupled device (CCD) counterpart such as ultra low power performance (SO-lOOx lower than comparable CCD systems) and increased radiation hardness [7] . CMOS APS architectures [ Fig. l(a) ] allow x-y addressability of the array for windows of interest and sparse sampling readout of the array. Unfortunately, sparse sampling the array, for example, by reading out every fourth pixel of every fourth row, reduces the amount of image data by a factor of 1/16 but introduces aliasing into the image. In the multiresolution sensor, regions of the array are averaged together (block or kernel averaging) and read out [ Fig. 1(b) ], leading to data reduction without aliasing effects.
The multiresolution CMOS APS is a 128 x 128 photogate array that is programmable to read out any size n x n block of pixels (kernel). Each kernel value represents the average of all the pixel values in its region. Averaging is done in the column readout circuitry so that the average value is based on a full resolution image. Combining the sensor's X-Y addressability with programmable resolution, the device can achieve true electronic zoom capability. In a standard digital camera, electronic zoom is achieved by mapping each pixel in a small area of interest to several display pixels. In contrast, the multiresolution sensor allows one to read out a small area of interest at a higher resolution than the full frame such that each pixel may be mapped to an individual display pixel much like an optical zoom lens allows one to capture more detail in a small area. This capability can also be used to increase processing speed of tracking algorithms where course resolution image data can be quickly read out and processed to detennine an area of interest followed by read out of the area of interest at a higher resolution n the subsequent frame as illustrated in Fig. 2 .
Details of the multiresolution sensor operation are discussed in Section II. Section !II presents the test results from the fab - the array is a network of capacitors to store pixel reset and signal levels. The column circuitry also contains an additional capacitor and a set of switches to the aci.iacent column to perform averaging on any size square array of pixels called a kernel (rectangular kernels are also possible). Resolution of the sensor is set by the size of the kernel. Large kernels sizes are set for low resolution imaging requirements. The X -Y addressability of the sensor allows the user to zoom into areas of interest. Fig. 3 shows a block diagram of the sensor~ A decoder at the side of the array selects a row of pixels for readout. Each pixel is controlled by a photogate signal enabling readout of integrated charge, a reset signal, and select signal to enable the buffered pixel data to drive the column output line. Column parallel circuitry at the bottom of the array samples the addressed row of pixel data simultaneously. The kernel size determines how a set of shift registers in the column circuits are configured. These shift registers control how the columns containing stored' _" :.,.. processing. A second decoder at the bottom of the array controls which columns containing the processed data are read out. The sensor's differential output circuitry performs correlated double sampling (CDS) to suppress pixel kTC noise, 1/f noise, and fixed pattern noise.
Row pixel data is read onto a column averaging capacitor with switches to its neighboring columns that are subse quently enabled resulting in averaged column data for that row (Fig. 4) . Averaged column data for that row is stored on a second bank of capacitors in one of the columns of the kernel. Data from successively read out rows is stored in each of the remaining columns in the kernel. Shift registers in the readout circuitry are configured according to kernel size to determine which switches are enabled to perform averaging and where the averaged column data is stored.
Once all n rows of the kernel are read, they are averaged by connecting the second bank of capacitors together and mixing the charge. A shift register configured to enable dummy switches to correct for switch feedthrough effects is also included. Both reset and signal levels are processed for a kernel so that correlated double sampling and double-delta sampling operations can be performed.
Operation will be illustrated by stepping through the se quence tor 3 x 3 block (kernel) averaging (Fig. 4) . In this case, every third column Jverage (CA) switch is open (i.e.,
T2
T3 T4 deselected, denoted by bit 0 over the switch), while the other switches are closed (i.e., selected, denoted by bit I over the switch). Pixel signals are sampled onto the column averaging capacitors by globally pulsing (closing) the signal select switches (S) . Charge redistributes such that the voltage on each capacitor in each block of three capacitors Vi..ker is the same such that
where n is the horizontal size (number of columns) of the block average (kernel), Vj-k the pixel voltage value of the (j-k)th column, and Vi_ker is the average value for the ith row in the kernel. These kernel row averages are then sampled onto the first capacitor in the n-capacitor block of the row averaging bank of capacitors. Column averaging is repeated with the next pixel row (i + 1) and these new V(i+l>_ker kernel averages are sampled onto the second capacitor in the n capacitor blocks of the row averaging bank of capacitors. The process is repeated until all n rows have been processed and n samples have been collected in n adjacent capacitors in the row averaging bank. The temporal switching sequence (digital pattern) is shown for the 3 x 3 kernel case (Fig. 5 ). After the n-samples (Vi, Vi+l' '.', Vi+(n-l)) have been collected, charge is redistributed by pulsing the row averaging \RA) for the first 3 x 3 kernel
These kernel values are then scanned out of the array by reading out every nth capacitor in the row average bank. The row averaging capacitors are then reset (circuitry not shown) and the process is repeated to generate the next row of kernels. Note that in the configuration described above, kernels must be either square or rectangular, where the number of rows must be less than or equal to the number of columns. Fig. 5 is the actual column parallel circuitry for three columns. There is one bank of column averaging capacitors and two banks of row averaging capacitors (rather than the single bank shown in Fig. 4) . One bank stores onto row averaging capacitor), and VR (sample reset onto row the row average pixel reset levels, and the other stores the averaging capacitor). Each of these global signals is gated with row average pixel signal levels in order to perform on-chip the output of one of the two configuration shift registers. The double correlated sampling. The column averaging bank is CA and RA signal are gated with the output of the same shift used sequentially to horizontally average together the kernel register (CARA shift register). The VS and VR signals are row reset levels followed by the signal levels. The kernel gated with the output of the second shift register (VSVR shift reset switch to ground is shown as well as the column buffer register). amplifier for generating VoutR and VoutS. The buffer amplifier The transistor-level schematic of the column circuit is is only enabled when the column is selected for readout.
B. Column Processing Circuitry

Shown in
shown in Fig. 6 . The signals CA i • RA i , VS i • and VR i are the The digital patterns shown are an example of the timing for outputs from the corresponding global signals gated with the a 3 x 3 kernel. They are generated by gating the output of shift register output bit for that column. The buffer amplifier the configuration shift registers and the timifJg sig:1als sho"""1 is a p-channel source follower. The CB signal is part of the in Fig. 5 . The ;lobal timing signals are CA (c~J.bje column louble delta sampling readout scheme as reported in (9] used averasing), RA (enable row av~·:.ging). VS (sample ~ignal to r -.duce column fixed-pattern noise. The sensor was fabricated through MOSIS in the HP 1.2-{Lm n-well CMOS process. The 128 x 128 photogate sensor has a pixel pitch of 24 {Lm. The total chip size is 4.8 x 6.6 mm. Table I lists some of the sensor characteristics for full resolution operation. Fig. 7 shows a full resolution image of a test pattern used to demonstrate the sensor's block averaging. Fig. 8(b) shows the same image for the sensor operating in a subsampling mode where every fourth column of every fourth row is read with no averaging. Because the test target contains relatively high spatial frequency patterns, the subsampled image produces dramatic aliasing. Comparing this 32 x 32 image with the full resolution 128 x 128 image shows the appearance of both fewer stripes and diagonal stripes rather than parallel stripes relative to the edge of the square. The 32 x 32 image with 4 x 4 kemel averaging [ Fig. 8(a) ] reduces this effect because the pixel array is read at full resolution and subsequently averaged.
To measure how well the multiresolution sensor performs averaging, a test pattern containing a black and white stripe was imaged. The black-white edge (defocused) was positioned so that half the pixels in the kernels on the edge are black. Thus, the sensor output of the kernels aligned on top of the edge ideally should equal one-half of the difference between the totally white and black pixels. To measure the individual pixels in the kernel. subsampled data was first measured. Based on this subsampled raw image data, block averages were calculated for the pattern. This data was compared to the multiresolution sensor's output at different kernel sizes.
An example of the sensor's output for one of the rows is shown in Fig. 9 where the sensor's full resolution row data and 4 x 4 kernel output data are shown_ The row shown [ Fig. 9(a) ] is one of four rows used to calculate the average from the full resolution image for comparison with the on-chip 4 x 4 kernel average. Fig. 9(b) illustrates the 4 x 4 kernel producing an output voltage at the average value of the four pixels at the black-white stripe edge (pixels in columns 65-68). Image data for 2 x 2, 4 x 4, and 8 x 8 kernel sizes were acquired for this test pattern. Analysis of kernel data for the entire frame versus the off-chip block average data based on full resolution lata shows that the sensor is accurate to within 2% (-35 dB) of the ideal average value. The use of dummy switches for switch feedthrough compensation did not have a significant effect of the averaging accuracy. Table I lists the results from sensor characterization tests similar to those described in [9] . The sensor exhibited very low fixed pattern noise and dissipated very little power. Overhead for perfoming on-chip block averaging is a small percentage of the sensor readout time and total power consumption. For ;,)wer resolutions, the frame rate increase above 30 Hz is approximately proportional to the number of pixels, n x n, in the k~rnel.
IV. ApPLICATIONS
Multiresolution readout capability is useful in a wide variety of imaging applications where real world systems impose con straints on format choices, processing speed. and bandwidth. A few applications that greatly benefit from such capability are described below. ing standard electronic cameras to a PC poses a compression challenge (e.g., 500 kbytes to 2 Mbytes per second enhanced parallel port (EPP), 12 MB for universal serial bus (USB) interface). One approach to achieving such compression is to reduce the amount of data being transmitted or compressed. In current CCD-based systems, such image editing may be realized by either throwing away image data (e.g., transmit the center of the image) or through image pyramid reconstruction. Unfortunately in the latter case, the required decimation and low-pass filtering is usually implemented in software, located beyond the bandwidth limited transmission link. Alternatively, memory and specialized hardware (digital signal processing (DSP) or custom application-specific integrated circuit (ASIC) [II] ) may be integrated in the camera head to implement the image reconstruction. In contrast to these approaches, the multiresolution sensor may be programmed to readout a lower resolution image at any user-defined frame rate (including video or faster) with no additional hardware (decimation and averaging occur on chip) or software overhead. The same optics setting can be used for the varying resolutions maintaining a constant field of view such that no part of the scene needs to be discarded.
Robotics: The primary motivation for the work described in this paper was to reduce the computational complexity of algorithms devoted to autonomous navigation for vehicles in space. For power-and size-constrained missions, the multires olution imager serves a dual purpose: navigational sensor and science sensor. In the former, for instance, low resolution data may be used for stereo vision-based autonomous navigation, while high-resolution visual data can be obtained for public relations and science.
Target Tracking: In both commercial and military applica tions, real-time tracking poses a difficult challenge. In a variety of defense imaging systems, for instance, high-speed target acquisition, tracking, and homing are essential operations. The multiresolution sensor can playa pivotal role in reducing the amount of image data that must be processed. For example, depending on the distance to the expected target, the sensor can be read out at the lowest resolution necessary such that the target covers a small number of pixels. Once potential targets are identified, small windows around each possible target can be read out at high resolution leading to better clutter rejection and faster processing speed. Tracking and homing can also benefit from similar optimal adjustment of resolution and windowing.
In the commercial arena, subject tracking can be used in applications such as PC videoconferencing and perime ter surveillance to reduce the required bandwidth of video transmissions. In the former, a low resolution "coarse" image is quickly read out and the subject of interest is identified. In subsequent frames, a high resolution window around the subject is read out and transmitted. Frequent repetition of this process is used to update the desired readout window. In the case of perimeter surveillance, the multiresolution capability can be exploited in a variety of ways. For example, low resolution imagery can be continually transmitted to a central processing workstation until movement or another triggering mechanism is alerted which would then signal the sensor or sensor bank to switch into high-resolution mode and start recording image data.
Biological Vision: There is a trend among some researchers today [12] , [13J to mimic simple biological vision systems in silicon. The multiresolution architecture can be extended to help realize these goals. Specifically, in the case of a retina, a foveated architecture in which the center pixels are read out at high resolution while the outer pixels are readout at lower resolutions is required. In the current sensor, kernel size is limited to either square or rectangular pixels and kernels must be of uniform size in the vertical direction. It is possible to vary the kernel size in the horizontal direction. In order to mimic biological systems, programmability of kernel size in both directions in a single frame would be required but could be realized with an extension of the approach described here.
V. SUMMARY
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